ABSTRACT
INTRODUCTION
A buffer amplifier for higher driving capability with low static power is designed telescopecascade based buffer amplifier for high resolution application in electronic display devices like TFT-LCD etc. [1] The buffer amplifier is best suited for electronic devices for achieving the fast speed capabilities, high resolution, and low power dissipation play a significant role for essentially determine the speed, resolution, voltage swing and power consumption of the buffer amplifier circuit [2] . A common mode rail to rail class-AB buffer amplifier use comparator circuit inside it to enhance the slewing capabilities with limited power consumption and it draw a very small quiescent current during static operation [3] . The capacitive load at the output of the circuit is responsible for reduced distortion for swing characteristics. In electronics, a comparator is a device that compares two voltages or currents and switches its output to indicate which is larger that is commonly used in analog to digital converters (ADCs) [4] . In the buffer constraints to increase the buffer space irrotically because the buffer depth is also increases with the maximum number of allowed circulation of the data in the buffer decreases. The power gating technique is most probably used to reduce the power consumption, low leakage, high speed and higher driving capability. The power gating technique is used to apply the reduction of power by using sleep transistor [6] . Power gating technique is a technique is used in integrated circuit design to reduce power consumption, by shutting off the flow of current to blocks of the circuit that are not currently in use. This technique is mostly used to reducing stand by or leakage power. Power gating uses low leakage PMOS transistors as header switches to shut off power supplies to parts of a design in standby or sleep mode. NMOS footer switches can also be used as sleep transistor. Inserting the sleep transistors splits the chip's power network into a permanent power network connected to the power supply and a virtual power network that drives the cells and can be turned off. Typically high V t , sleep transistors are used for power gating, in a technique also known as multi threshold Cmos (MTCMOS). The sleep transistor sizing is important design parameters. Power gating has the benefit of enabling Iddq testing. In this paper, we present the benefits and costs of the power gating technique in terms of power, area, and performance. This technique is used for saving leakage leakage power by shutting off the idle blocks [7] [8] . In this technique negative effects of power gating may overwhelm the potential gain and may make the technique not worth the efforts. Power gating techniques is also used for data retention means of storage, access, and encryption.
PROPOSED CIRCUIT AND OPERATION

Block Diagram
Figure Show the block diagram of the proposed two stage class AB buffer amplifier where C1and C2 are the current comparator which provide rail to rail input and output. MO1 and MO2 are the output complementary devices R c represent the series resistors are mainly used for phase compensation at the output node. The load capacitance C L is also connected to the output which is most portably used for swing characteristics of the output. The basic comparator circuit are used to swing the output at the lightest difference between its inputs but there are many variations where the output is designed to switch between two other voltage values also. The input may be tailored to make compares to an input voltage other than zero. The added comparators are used to reduce the power dissipation [10] [11] .
Figure1: Block diagram of buffer amplifier
Circuit Diagram
The transistor level implementation of the proposed output buffer is illustrated in figure below. In the given circuit V OUT is connected to the inverting terminal Vin-, while the input signal is applied to the non-inverting terminal Vin+. The circuit are divided into three main parts. MB1 to MB6 represent a biasing network, M1 to M14 represent a rail to rail stacked mirror differential amplifier, MO1 to Mo2 represent a push pull output gain stages. R c is series resistance are used to show the connection between amplifier output and the load capacitor. Finally the buffer amplifier is capable of driving a wide range of load capacitance; phase compensation is performed by introducing a left half plane zero, which is produced by the load capacitance C L [12] . The current buffers are mainly use frequency compensation technique. In current buffer amplifier the most popular common gate or cascode transistor topology used as a positive current buffer. To connect a capacitor across a high gain stage is the most significant compensation technique to improve the stability of the closed loop circuit. However to connect the capacitor in the output stage, a right half plane (RHP) zero is also created.
Figure2: Circuit schematic of the proposed two stage rail to rail buffer amplifier
The basic configuration scheme of the buffer amplifier with zero compensation technique is shown below [13] [14] Figure3: Buffer amplifier with zero compensation technique
The most commonly used method is dominant pole compensation which is also called as lag compensation. In open loop response pole is placed at an appropriate low frequency to reduce the gain of the amplifier to one (0db) for a frequency at or just below the location of the next highest frequency pole. This result the difference between open loop output phase and the phase response of a feedback network having no reactive elements never fall below -180 o while the amplifier has a gain of one or more , ensuring stability.
SIMPLIFIER EQUIVALENT CIRCUIT REPRESENTATION OF THE PROPOSED OUTPUT DRIVING BUFFER
The simplified equivalent circuit of the proposed output buffer is depicted in figure below.
Figure4: Simplified equivalent circuit of the output driving buffer
Where gm1 and gm2 are the small signal tranconductance of the rail to rail stacked mirror differential amplifier and push pull output gain stages and Ro1and Ro2 represent the equivalent output resistances, Co1 and Co2 represent the output capacitances, whereas R c represent the compensation resistor and C L represent the equivalent capacitance of the LCD panel [15] [16] .
Assuming Ro1, Ro2 >> Rc and Co1, Co2 << yields the following equations (S) = 
And W Z is the frequency of the left-plane zero.
Here we represent W p3 is the third pole frequency; however the equivalent circuit has contain three poles, and its contribution to the amplifier transfer function is negligible. When we increase the value of R c and C L the phase margin is automatically increases.
DESIGN ASPECTS AND OPERATING PRINCIPAL
The differential pair circuit are designed to draw the static current value ɳI b , where I b is the quiescent current which is supplied by the biasing network. The following relation is given below [17] [18] . ɳ =
The above specification requires the following design condition to be fulfilled.
In quiescent state, no input signal is applied, current flowing in both input pair transistor are ɳI b /2. Assuming M 5 -M 6 and M 9 -M 10 are the current mirror image, While M 7 and M 11 , draw the same static current ɳI b , in the output NMOS device MO2 would be pulled down towards V ss . In PMOS device MO1 would pulled up towards Vdd. So we can say that at DC characteristics it consume no static power.
If △V is sufficiently large then we get the following expression
If the negative input step △V| is sufficiently large to get (15) The power dissipated in the amplifier is of three types. The static power dissipation due to the dc bias current from the power supply of each transistor. The dynamic power dissipation due to the charging and discharging of the load capacitance and the direct path dissipation due to the current going through PMOS and NMOS transistor during transition.
The static energy dissipation for this circuit during a scanning period is expressed as (16) Where I bias is dc bias current, f scanning is the scanning frequency. So we can say that amplifier always consume static dissipation.
For dynamic power dissipation is expressed as =
The energy dissipated in PMOS is as =
And then the P discharge is as = - (19) = (20) 
POWER GATING TECHNIQUE
In such a circuit, the supply voltage is turned off during the standby mode by using a PMOS transistor or an NMOS transistor with proper switch sizing leakage power can be reduced by more than two orders of magnitude. Power gating technique is also used for optimizing power and delay. In active mode, the sleep transistor is on and the circuit functions as usual [19] . In standby mode, the switch transistor is turned off, which disconnects the logic gate from power or ground. The basic mechanism by which the switch transistor reduces the leakage current of the power gated logic transistors is the increased body effect [20] .
A power gated semiconductor integrated circuit comprises:
i. Logic circuit to be power gated, said logic circuit having a virtual ground rail.
ii. Footer device disposed between said virtual ground rail and a ground rail for reducing power consumption of said logic circuit; and iii. Virtual rail voltage clamp disposed electrically in parallel with said footer device for limiting the voltage at the virtual ground rail, the virtual rail voltage clamp comprising at least one NFET.
Figure5: The proposed power gating structure
MODELLING AND SIMULATION RESULTS
Figure show the Transient response curve of CMOS buffer amplifier circuit is shown in given below at 45 nm technology by cadence virtuoso tool.
Figure6: Transient response curve of buffer amplifier
The graphical representation of reduced leakage current value by power gating reduction technique in which the value of reduced peak leakage current value 56.01nA is at 0.7v is shown in given below at 45 nm technology by cadence virtuoso tool. The slew rate is defined as a maximum rate of change of output voltage per unit of time and is expressed as volt per second and the tranconductance is the property certain electronic components. Conductance is the reciprocal of resistance; tranconductance is the ratio of the current change at the output port to the voltage change at the input port. 
CONCLUSIONS
This paper presents a comparative analysis of different parameters at 45nm technology for getting a better high speed, large output swing, high performance and offer common mode rail to rail input range using power gating reduction technique. It consume low power, low leakage current and higher slew rate and tranconductance makes the amplifier circuit most suited for high resolution display viz. LCD and TFTs etc. As per simulation results applying power gating reduction technique reduced parameters are obtained. We observed noise 102.3db/Hz, low leakage 56.01nA and a better slew rate 6.56 (µs/µm) at 45 nm technology. The proposed output buffer circuit is best suitable for flat panel display.
